

United States Patent and Trademark Office

Cu

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,866	03/30/2004	Christopher J. Diorio	IMPJ-0027B	5628
	590 03/05/200 N REID BROWN RA	EXAMINER		
P.O. BOX 640640 SAN JOSE, CA 95164-0640			HILTUNEN, THOMAS J	
			ART UNIT	PAPER NUMBER
			2816	
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		03/05/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)				
	10/814,866	DIORIO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thomas J. Hiltunen	2816				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
·— ·	Responsive to communication(s) filed on <u>22 December 2006</u> .					
,	·					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-11 and 13-73 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-11, and 13-73</u> is/are rejected.						
7) Claim(s) is/are objected to						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>30 May 2006</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
		·				
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date 12/22/06.	- C	Patent Application (PTO-152)				

Art Unit: 2816

DETAILED ACTION

Summary of changes

 Applicant's terminal disclaimer filed 22 December 2006 has overcome the previous Double Patenting rejections of claims 1-73.

Claim Objections

Claims 1, 7, 9-11,14, 22, 24-26, 44, 46-48, 65-66, and 68-70 are objected to because of the following informalities:

Claims 1 and 14 contain the indefinite claim recitation of "capable of being".

Claims 7, 9-11, 22, 24-26, 44, 46-48, 65-66, and 68-70 contain the indefinite recitation of "may be changed".

Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-2, 4-6, 8, 14-17, 19-21, 23, 29, 31-38, 41-43, 45, 53-54, 56-57, 59-60, 62-64, 67 and 72 are rejected under 35 U.S.C. 102(b) as being anticipated by Shukuri (USPN 6,529,407)

With respect to claim 1, Shukuri discloses in Fig. 4, "an electronic fuse (circuit of

Art Unit: 2816

Fig. 4) for selectively configuring a circuit (104) comprising:

a logic gate (latched inverters of 101) having an output node connected to the circuit (either 118 or 119 connected to the inputs of 104);

at least one nonvolatile memory element (112 or 113 of 101), said at least one nonvolatile memory element configured to be programmed to a memory value capable of causing the output of said logic gate to settle to one of two predetermined states as a power-up or a reset signal is applied to the fuse (the nonvolatile memories of 112 and 113 receive power up signals on lines 120 and 121 from 103, (see Figs. 5 and 6 which discloses 103 being controlled by reset and power-up detection circuits, thus its output is generated based on either a power up or a reset circuit) Furthermore, the output of 103 determines the level output the nonvolatile memory i.e. reading, writing, etc. (see Fig. 3) which causes the 101 to settle at predetermined state High or Low), the two predetermined states corresponding to different configurations of the circuit that are capable of being established based on the output of said logic gate (the logic circuit 101 outputs either a high or low to control 104, which corresponds to different configurations of 104 (i.e. the output of 104 will be based on the outputs of 101))."

With respect to claims 2, 17, Shukuri discloses, "the electronic fuse of Claim 1, wherein said nonvolatile memory element comprises a floating-gate transistor having a floating gate, an amount of charge on the floating gate determining said memory value (clearly 112 and 113 are floating gate transistors where the amount of charge on the floating gate determines the memory value)

Art Unit: 2816

in Control Humber: Torol 1; ex

With respect to claims 4,19, 41, and 62, Shukuri discloses, the electronic fuse of Claim 1, wherein said nonvolatile memory element comprises a nonvolatile memory element manufactured in a MOS fabrication process (clearly the 112 and 113 are MOS transistors, thus they are manufactured in a MOS fabrication process)

With respect to claims 5,20,42, and 63, Shukuri discloses, "the electronic fuse of Claim 2, wherein said floating-gate transistor is a MOS device (it can be seen that 112 and 113 are NMOS transistors)."

With respect to claims 6, 21, 43, and 64 Shukuri discloses, the electronic fuse of Claim 1, wherein said nonvolatile memory element uses a mechanism selected from the group consisting of: magnetoresistive, ferroelectric, phase-change, and dielectric, for nonvolatile information storage (clearly the nonvolatile memory of Shukuri is composed of gate insulating film, which creates a dielectric between the gate plate of the transistors, thus Shukuri discloses dielectric storage (i.e. insulation between gate plates corresponds to a dielectric)."

With respect to claims 8, 23, 45, and 67, Shukuri discloses, the floating gate transistors are programmed using hot-electron injection (see Col. 5 lines 47-52).

With respect to claim 14 Shukuri discloses in Fig. 4, "a master-slave electronic fuse for selectively configuring a circuit comprising:

"a master fuse (101) having a master latch (inverters of 101 comprise a cross coupled inverter latch) and a nonvolatile memory element coupled between (112, 113, 101 is a nonvolatile memory element see Fig. 1) a reset node (120 and 121 (output of

Art Unit: 2816

103)) of the master-slave electronic fuse and the master latch (112 and 113 are coupled between the reset node); and

a slave latch (104) having a slave-latch input coupled to an output of the master latch and a slave-latch node configured to receive a slave-latch signal (118 and 119 are the outputs of the master latch and are input to the input of the NOR gates of the slave latch)

wherein said master latch is configured to settle to a predetermined one of a first state and a second state following application of a reset signal to the reset node, and the slave latch is configured to latch the predetermined state of the master latch upon application of a slave-latch signal to the slave-latch node (101 outputs at 118 and 119 are configured to settle at a high or low level according to the level at the reset node of 120 output by 103. Furthermore the output of 101 controls the input of 104, thus controlling the output of 104)."

With respect to claim 15, Shukuri discloses, "the master-slave electronic fuse of Claim 14, wherein the predetermined state of said master latch is affected by a memory value to which the nonvolatile memory element is programmed (clearly the output state of 101 is affected by the memory value to which 112 and 113 are programmed to)."

With respect to claim 16, Shukuri discloses, "the master-slave electronic fuse of Claim 15, wherein said master latch comprises cross-coupled inverters (clearly 101 is composed of cross coupled inverters)."

With respect to claims 29, 54 and 72 Shukuri discloses, "the master slave electronic fuse of claim 17, wherein the master latch is predisposed to settle into said

Art Unit: 2816

first sate when a voltage of said floating gate is relatively high and into said second state when the floating gate voltage is relatively low (The charge on the floating gate of 112 and 113 dictates the programmed state of the nonvolatile memory, which in turn will be used to program master latch 104's output to complementary voltages on lines 118 and 119. Each programming state corresponds to a high threshold voltage (i.e. writing stage) and a low threshold (i.e. erasing state) of the nonvolatile memories. (See Col. 10 lines 3-21 and Figs. 3 and 4))."

With respect to claim 31, 56, Shukuri discloses, "the master-slave electronic fuse of claim 29, wherein said master latch comprises cross-coupled inverters (110 with 112 and 111 with 113 of 101 comprise a cross coupled latches) and wherein a first one of the cross-coupled inverters has at least one transistor with a gate-width-to-length ratio that is larger than a gate-width-to-length ratio of at least one of the transistors of a second one of said cross-coupled inverters (clearly due to the thick gate composition of 112 and 113 the width to length ratio of 112 and 113 is larger than that of 110 and 110)."

With respect to claim 32, 57, Shukuri discloses, "the master-slave electronic fuse of claim 29, wherein said master latch comprises cross-coupled inverters and wherein a first one of the cross-coupled inverters has at least one transistor with a channel doping level that is different from a channel doping level of at least one of the transistors of a second one of said cross-coupled inverters (clearly the inverters of 101 have different transistor sizes. Thus, the smaller gate width PMOS transistors would require less

Art Unit: 2816

doping than larger gate width NMOS transistors. Therefore, The NMOS transistors of 101 would require a larger doping level than the PMOS transistors)."

With respect to claim 33, Shukuri discloses, in Fig. 4, "a master-slave electronic fuse, comprising:

a master fuse (101) having a master latch (101 is a master latch) and a nonvolatile memory element (112) coupled between a reset node (121) of the masterslave electronic fuse and a first node of a master latch (node connected to drain of 112), and a second nonvolatile memory element (113) coupled between the reset node (121) and a second node (node connected to the drain of 113).

a slave latch (104) having a slave-latch input coupled to an output of the master latch (104's inputs are coupled to the outputs at 118 and 119) and a slave-latch node configured to receive a slave-latch signal (the input nodes of the slave latch receives the slave-latch signal output from 101),

wherein said master latch is configured to settle to a predetermined one of a first state and a second state following application of a reset signal to the reset node, and the slave latch is configured to latch the predetermined state of the master latch upon application of a slave-latch signal to the slave-latch node (101 outputs at 118 and 119 are configured to settle at a high or low level according to the level at the reset node of 120 output by 103. Furthermore the output of 101 controls the input of 104, thus controlling the output of 104)."

With respect to claim 34, Shukuri discloses, "the master-slave electronic fuse of Claim 33, wherein the predetermined state of said master latch is affected by a reset

Art Unit: 2816

memory value associated with the first nonvolatile memory element (clearly, the predetermined state of the master latch is affected by the reset memory value associated within 112 see Fig. 3, Fig. 4 and Col. 10 lines 3-21)."

With respect to claims 35, and 59, Shukuri discloses, "the master-slave electronic fuse of Claim 33, wherein the predetermined state of said master latch is affected by a reset memory value associated with the second nonvolatile memory element (clearly, the predetermined state of the master latch is affected by the reset memory value associated within 113 see Fig. 3, Fig. 4 and Col. 10 lines 3-21)."

With respect to claims 36, and 60, Shukuri discloses, "the master-slave electronic fuse of Claim 34, wherein said nonvolatile memory element comprises a first floating gate transistor having a first floating gate, an amount of charge on the first floating gate determining said memory value (again, clearly the predetermined state of the master latch is affected by the reset memory value associated within 112 and 113 see Fig. 3, Fig. 4 and Col. 10 lines 3-21)

With respect to claim 37, Shukuri discloses, "the master-slave electronic fuse of Claim 35, wherein said nonvolatile memory element comprises a second floating gate transistor having a second floating gate, an amount of charge on the second floating gate determining said memory value (112 and 113 are both composed of the circuit of Fig. 4, which has a floating gate transistor, and its programmed value is determined by the amount of charge present at its floating gate)."

With respect to claim 38, Shukuri discloses, "the master-slave electronic fuse of claim 35, wherein said first nonvolatile memory element comprises a first floating-gate

Art Unit: 2816

transistor having a first floating gate, an amount of charge on the first floating gate determining said first memory value and wherein said second nonvolatile memory element comprises a second floating-gate transistor having a second floating gate, and amount of charge on the second floating gate determining said second memory value (112 and 113 are both composed of the circuit of Fig. 4, which has a floating gate transistor, and its programmed value is determined by the amount of charge present at its floating gate)."

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3, 13, 18, 27, 39-40, 49-50, 58, 61, 71, and 73 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shukuri in view of Goetting et al. (USPN 5,912,937) (hereinafter Goetting)

With respect to claim 3, 13, 18, 27, 39-40, 49-50, 58, 61, 71, and 73 Shukuri discloses in Fig. 4, "the electronic fuse of circuits as claimed in the rejections above comprising a first and second nonvolatile memory circuits composed of floating gate transistors (112 and 113). Shukuri fails to disclose the first and second nonvolatile memory elements further comprises a capacitor having a first plate in common with the floating gate of said floating-gate transistor. However, it is notoriously well-known in the

art that floating gate transistors a composed of a capacitor having a first plate in common with the floating gate of the nonvolatile memory transistor. This is further evidenced, in Fig. 1 of Goetting, which discloses a nonvolatile memory transistor which has "a first capacitor having a first plate (gate of 101) in common with the floating gate (FG) of said floating-gate transistor (102)." Goetting's capacitor allows for isolation between the gate and the substrate of the transistor allowing for stable programming of the transistor.

Therefore it would have been prima facie obvious for one of ordinary skill in the art at the time of the invention to use the specific floating gate transistor of Fig. 1 of Goetting in place of the generic floating gate transistors of 112 and 113 of Shukuri for the purpose of having a floating gate transistor to increase the isolation of the floating gate transistors 112 and 113. One would have been motivated to use the specific floating gate transistor of Fig. 1 of Goetting in place of the generic floating gate transistors of 112 and 113 of Shukuri to increase isolation in the transistors of Shukuri to maintain a stable programmed voltage. Thus the above combination discloses all the claim limitations of claims 3, 13, 18, 27, 39-40, 49-50, 61, 71.

With respect to clam 58 Shukuri as modified above discloses in Fig. 4, a circuit comprising:

"a master fuse (101) having a logic gate element (inverters of 101) with a reset node (120 or 121) and a nonvolatile memory element (112 or 113) comprising a MOSFET having a floating gate (112 or 113) configured to receive charge by way of hot-electron injection (112 and 113 receive charge by way of hot-electron injection, see

Art Unit: 2816

Col. 5 lines 47-52), and further comprising a tunneling capacitor sharing said floating gates as a capacitor plate which is configured to lose charge by way of tunneling (as modified above 112, and 113 contain the capacitor of 101 of Fig. 1 of Goetting, which loses charge by way of tunneling); and

a slave latch (104) having a slave-latch input coupled to an output of the master fuse (104's inputs are coupled to the outputs at 118 and 119) and a slave-latch node configured to receive a slave-latch signal (the input nodes of the slave latch receives the slave-latch signal output from 101),

wherein said logic-gate element is configured to settle to a predetermined one of a first state and a second state following application of a reset signal to the reset node, and the slave latch is configured to latch the predetermined state of the logic-gate element upon application of a slave-latch signal to the slave-latch node (101 outputs at 118 and 119 are configured to settle at a high or low level according to the level at the reset node of 120 output by 103. Furthermore the output of 101 controls the input of 104, thus controlling the output of 104)."

With respect to claim 73, clearly Shukuri teaches the circuit as recited in claim 33, and as can be seen in the rejection of 58 above, the combination of Shukuri and Goetting discloses the nonvolatile memory being programmed by hot-election injection and further including a tunneling capacitor.

Claims 7, 9-11, 22, 24-26, 44, 46-48, 65-66, and 68-70 are rejected under 35 U.S.C. 103(a) as being unpatentable Shukuri (USPN 6,529,407) in view of Madurawe (USPAPN 2005/0149896).

Art Unit: 2816

With respect to claims 7, 9-11, 22, 24-26, 44, 46-48, 65-66, and 68-70, Shukuri discloses the nonvolatile memory 112 and 113 being programmed by hot-electron injection. Shukuri does not disclose the floating gate transistors of 112, 113 being programmed by Fowler-Nordheim tunneling, direct tunneling, ultraviolet radiation exposure, etc. However, it is notoriously well-known in the art that all of the recited programming are known programming procedures and a nonvolatile floating gate transistor can be programmed by any of the recited procedures of claims 7, 9-11, 22, 24-26, 44, 46-48, 65-66, and 68-70. This is further evidenced in lines 20-21 paragraph [010] of Madurawe, which discloses the choice of the above programming techniques are chosen from user to user. Furthermore, Madurawe discloses all of the recited programming techniques of claims 7, 9-11, 22, 24-26, 44, 46-48, 65-66, and 68-70 in paragraph [0010] and that they are well-known in the art.

Therefore it would have been prima facie obvious to one of ordinary skill in the art to use any of the disclosed programming techniques as disclosed in paragraph [0010] of Madurawe to program the floating gate transistors 112 and 112 of Shukuri depending upon a desired application or a particular environment of use, the selection of a particular process of steps of programming the nonvolatile memory would have been performed to ensure an optimal performance of the circuit. Furthermore, such a provision of selecting specific steps and timing involves only routine design expedient. Thus the above combinations of the teachings of Shukuri and Madurawe disclose all of the claim limitations of claims 7, 9-11, 22, 24-26, 44, 46-48, 65-66, and 68-70

Claims 28, 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Art Unit: 2816

Shukuri (USPN 5,912,937) in view of Pascucci et al (5,659,498). Shukuri teaches the circuits of claims 14, and 29 (see above rejections). Shukuri does not teach the required capacitor and latch output connections. However, Pascucci et al. teaches, in Fig. 1, a latch circuit with capacitors (13, 12) attached to the outputs of a cross-coupled inverter latch and fixed voltages. Pascucci et al.'s is a latch used in a fused circuit to further reduce the possibility of accidental programming and has reduced power consumption when the fuse has not yet been programmed.

It would have been *prima facie* obvious to one of ordinary skill in the art at the time the invention was made to use the un balanced cross-coupled inverter latch of Pascucci et al., in place of the cross coupled inverter latch 101 of Shukuri for the purpose of having a latch capable of preventing a false program, and has reduced power consumption. One skilled in the art would have been motivated to use Pascucci et al.'s latch of Fig. 1 in place of Shukuri's latch 101 to lessen power consumption, and the chance of a false programming occurrence in Shukuri's circuit of Fig. 4.

With respect to claim 28, the above combination discloses, "the master-slave electronic fuse of claim 14, further comprising a capacitive element coupled to an output of the master latch (101 as modified above has a capacitor 12, or 13 coupled to an output node 118 or 119.)."

With respect to claim 30, the above combination discloses, "the master-slave electronic fuse of claim 29, further comprising a capacitive element coupled between an output of the master latch and a fixed voltage source. (latch 101, as modified above, element 13 is a capacitor coupled to output 118 and voltage source Vdd. Additionally,

in control trainiber: Toro 14,0

Art Unit: 2816

12 is also a capacitor coupled to output 119 and voltage source ground.)"

Claims 51-53 and 55, are rejected under 35 U.S.C. 103(a) as being unpatentable over Shukuri (USPN 6,529,407) in view of Hartgring et al. (5,086,331). Shukuri teaches the circuit of claim 38, and 54 (see above rejections). Shukuri does not teach the required capacitor and latch output connections. However, Hartgring et al. teaches, in Fig. 3, a latch circuit with capacitors (Cp, Cout) attached to the outputs of a cross-coupled inverter latch and fixed voltages. Hartgring et al.'s is a latch allows for the use of smaller transistors.

It would have been *prima facie* obvious to one of ordinary skill in the art at the time the invention was made to use the latch of Hartgring et al., in place of the latch 10 of Shukuri to reduce the size of the transistors used in Shukuri's circuit. One skilled in the art would have been motivated to use Hartgring et al.'s latch of Fig. 1 in place of Shukuri et al.'s latch 101 to obtain an efficient packaging of the transistors, and thus an efficient chip deign of Shukuri circuit.

With respect to claim 51, the above combination discloses, "the master-slave latch of claim 38, wherein a first output of said master latch is capacitively coupled to a first source of a fixed voltage (in modified latch 101 element Cp is a capacitor coupled to output 118 and voltage source ground)."

With respect to claim 52, the above combination discloses, "the master-slave latch of claim 51, wherein a second output of said master latch is capacitively coupled to a second source of a fixed voltage (in modified latch 101 element Cout is a capacitor coupled to output 119 and voltage source ground)."

Art Unit: 2816

With respect to claim 53 it can be seen that both Cp and Cout are coupled to ground.

With respect to claim 55, 101 as modified above 101's outputs are coupled to the fixed voltage of ground via Cout.

Response to Arguments

Applicant has failed to provide any correction/arguments with respect to the objections of claims 1, 7, 9-11,14, 22, 24-26, 44, 46-48, 65-66, and 68-70 in the office action mailed 20 September 2006. Thus the above objections to the claims are upheld.

Applicant's arguments filed 22 December have been fully considered but they are not persuasive.

First, in response to applicant's arguments, the recitation "an electronic fuse circuit" has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

Secondly, Shukuri (USPN 6,529,407) discloses the circuit recited in the body of claim 1, for instance a logic gate (i.e. latch 101) connected to a configurable circuit (104), wherein the logic gate has a nonvolatile memory unit (112, 113) that controls the

Art Unit: 2816

output state of the logic unit. Therefore, if the circuit as recited in claim 1 is to operate as a "fuse" circuit, then the circuit of Fig. 4 must operate as fuse circuit since it is connected and operable as the circuit recited in claim 1. Shukuri does fail to disclose specifically in that the circuit is a "fuse" circuit, however Shukuri discloses the circuit as recited by Applicant. Thus Shukuri does meet the requirements of a fuse circuit as recited by Applicant. Furthermore it can be seen that Fig. 3 of Applicant discloses a fuse circuit to be a circuit in which a nonvolatile memory element (NVM 34) controls a latch circuit or logic gates (32), which outputs a logic control circuit (LOGIG). Similarly Shukuri discloses in Fig. 1 a circuit that has a nonvolatile memory element (101) which controls a latch circuit (104) that outputs a logic control circuit to other logic devices (output of 104 controlling 105, see also Fig. 4 which discloses 104 controlling other logic devices). Thus, Shukuri's circuit operates the same as Applicant's and therefore must operate as a "fuse".

Applicant defines a fuse as circuits that are "commonly used in integrated circuits to define or alter the configuration or operation of the integrated circuit following fabrication." Clearly the circuit of 101 alters the operation circuit 104, which alters the operation of circuit 106. 101 alters the operation of 104 by changing 104's output signal according to the state of 101's output signals, and similarly the operation of 106 is altered by 104 in that 106's output signal level is altered by the output of 104. The output signal level alteration of each element of each circuit occurs after the total circuit is fabricated. Thus Shukuri's circuit of Fig. 4 meets Applicant's definition of "a fuse circuit".

Art Unit: 2816

Applicant argues that "the fuse" (i.e. nonvolatile memory circuit) must be activated by a reset signal, and that Shukuri does not disclose the fuse circuit being activated by "a reset signal". A "reset signal" is merely a signal that alters the state of the circuit being controlled by the reset signal. Clearly readout control circuit 103 causes a transition the voltage on 120 from low (Vss) to a high (Vcc) to cause the nonvolatile memory transistor having the initial threshold voltage (Vtni) to turn on during a Read operation (see Col. 10 lines 45-67). Thus the read control circuit outputs a reset signal (i.e. the transition of 120 from Vss to Vdd) to reset the state of the nonvolatile memory element from one of a writing, erasing, or standby modes to a reading mode (see Fig. 3). Thus, the output of 103 that controls 120 resets the operation mode of latch 101 according to a reset signal (i.e. the transition of 120 from Vss to Vdd). Due to the broadest reasonable interpretation of "a reset signal" 103 outputs a reset signal to reset the nonvolatile memory (fuse) circuit to a read operation. As can be seen in the above rejection and arguments Shukuri does disclose all of the recited limitations of claims 1, therefore the rejection of claims 1-11 and 13-73 are maintained.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

Page 18

Application/Control Number: 10/814,866

Art Unit: 2816

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas J. Hiltunen whose telephone number is (571)272-5525. The examiner can normally be reached on Mondays - Fridays from 8:00am to 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan, can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TH February 28, 2007

> LINH MY NGUYEN PRIMARY EXAMINER